PDLVDS-RX — photodiode LVDS receiver

Clean-room receiver for the Miniscope Zero optical uplink: Excelitas C30737LH Si APD → OPA657 TIA → LMH7220 comparator (LVDS out, DAC-set threshold) → ADN2813 CDR → STM32H723 + USB3300 USB-HS. Design target: 50 Mbps line rate, 8b/10b (40 Mbps payload); the paper's mode: 8 Mbps Manchester (16 Mbaud), as transmitted. LT3757 flyback APD bias 150–420 V. USB-C powered; verify on any laptop over USB, no FPGA attached.

Pass 31

2026-11-04 07:33 PST (2026-11-04T15:33:01Z UTC) · commit f68880e (f68880ec7c66799746562d1bb815c1d3a28598fd)

ADOPTED

placement micro-ops: C40 flipped to the bottom side (frees U7’s east-row exits; first bottom-side part on the board) and R27 moved north to (20.5,6.0) (frees U10.9’s east exit); stubs placed: ULPI_D4 U7.20, ULPI_D6 U7.18, HV_SHDN U10.9

Nets fully routednot recorded
Pins failednot recorded
Clearance violations36
Unconnected nets55
Audit verdictFAIL

Routes — all copper layers and each layer

F.Cu
F.Cu — click the image to open the full-size SVG in a new tab.
F.Cu layerF.CuIn1.Cu layerIn1.CuIn2.Cu layerIn2.CuB.Cu layerB.Cu

F.Cu In1.Cu In2.Cu B.Cu

Top

Pass 31 — top

Bottom

Pass 31 — bottom

← Pass 30 · all passes · Pass 32 →